A Numerical Study on Comparing the Active and Passive Cooling of AlGaN/GaN HEMTs

Xiuping Chen, Fatma Nazli Donmezer, Satish Kumar, and Samuel Graham

Abstract—In this paper, the power density capability of AlGaN/GaN high-electron mobility transistors (HEMTs) made on Si, SiC, and diamond substrates were compared with devices on Si and SiC with integrated microchannel cooling. A device temperature limit of 200 °C was used to define the power density. The numerical model accounts for heat transfer from channel of the AlGaN/GaN HEMTs to the heat sink, fluid flow rates, pressure drop, and pumping power required for liquid cooling. The diamond substrate was shown to be superior in reducing the junction temperatures in conventional passive cooling methods employing high thermal conductivity substrates. However, singlephase liquid cooling with microchannels integrated into a SiC substrate showed that it is possible to operate the devices at power densities higher than that on 200-µm-thick diamond substrates, considering a maximum operational temperature of 200 °C. Microchannels integrated into the Si substrate also showed a slight increase in the power density compared with passively cooled devices on SiC. Overall, this methodology shows a promising alternative to expensive high thermal conductivity substrates for cooling AlGaN/GaN HEMTs.

Index Terms—Gallium nitride (GaN), high-electron mobility transistors (HEMTs), microchannel cooling, semiconductor device substrates.

I. INTRODUCTION

IGaN/GaN high-electron mobility transistors (HEMTs) have been widely used for high power and high-frequency RF communications due to their fast switching and large current handling capabilities. The reliability of such devices is strongly affected by the junction temperature where the highest magnitude occurs in a local region on the drain side edge of the gate called the hotspot. Thus, thermal management of these devices remains as a major concern in the design and reliability of systems employing AlGaN/GaN HEMTs. Due to the high-power densities induced in these devices locally near the drain side edge of the gate, it is clear that moving thermal management solutions closer to the heat generation region is critical in order to reduce the overall junction temperature of the device. A number of solutions have been proposed to reduce the junction temperatures in

Manuscript received May 17, 2014; revised July 21, 2014, August 24, 2014, and September 8, 2014; accepted September 8, 2014. Date of publication November 7, 2014; date of current version December 9, 2014. This work was supported by the Air Force Research Laboratory High-Reliability Electronics Virtual Center. The review of this paper was arranged by Editor G. Ghione.

The authors are with the George W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology, Atlanta, GA 30332 USA (e-mail: xpchen12@gatech.edu; ndonmezer3@gatech.edu; satish.kumar@me.gatech.edu; sgraham@gatech.edu).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2014.2360504

AlGaN/GaN HEMTs [1]–[4]. These solutions include the use of high thermal conductivity substrates such as diamond [5] and microchannel cooling to effectively remove thermal energy from the device [4].

The majority of AlGaN/GaN HEMTs are grown on SiC substrates due to its high thermal conductivity (\sim 400 W/mK), which is \sim 2.5 times that of GaN. However, the use of SiC is not always sufficient for devices operating at high-power densities. As an alternative to SiC, diamond substrates have a much higher thermal conductivity being a factor of 3 and 4 higher than SiC and are of interest for thermal management in AlGaN/GaN HEMTs [6]. Alternatively, for some applications, it is highly desirable to fabricate devices on Si substrates due to its lower cost and the availability of large diameter substrates for process scaling. However, Si has a much lower thermal conductivity than SiC, being on the order of 145 W/mK at room temperature. Thus, challenges exist in trying to make high-power density devices on Si substrates that will require new thermal management approaches.

As an alternative to using high thermal conductivity substrates, liquid cooling methods, such as microchannel liquid cooling, are used to reduce the temperatures in high-power electronics [7], [8]. Previous studies on the use of microchannel cooling on AlGaN/GaN HEMTs were focused on building microchannels in the heat sink attached to the substrate layer [9]. However, more efficient cooling may be achieved by placing microchannels directly under the substrate to effectively remove the thermal energy through convection versus conduction when high thermal conductivity substrates are used. While this method has been proposed for Si devices, its integration in AlGaN/GaN HEMTs has not been implemented as of yet.

In this paper, we report a comparison of the use of passive cooling methods via conduction through the device substrate and active cooling methods on the thermal performance of AlGaN/GaN HEMTs. The method employs a computational fluid dynamics model to capture the fluid flow, pressure drop, and thermal distribution in the packaged devices. A comparison is made between the passive and active approaches to determine where active cooling with microchannels integrated in the substrate can extend the performance range of devices and where passive cooling remains most effective.

II. SYSTEM LAYOUT AND DEVICE GEOMETRY

In this paper, the junction temperatures in 30-finger AlGaN/GaN HEMTs on Si, SiC, and diamond substrates were investigated. The die is 2-mm long and 1-mm wide. It is

0018-9383 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

Substrate	Thermal Conductivity [W/m-K]	$[x \ 10^{-8} \ W^{-1} m^2 K]$
SiC	$387 \times [\frac{T}{293}]^{-1.49}$	3.3
Si	$148 \times [\frac{T}{300}]^{-1.3}$	3.3
Diamond	$0.003 \times T^2 - 4.238 \times T + 247$ $0.0024 \times T^2 - 3.397 \times T + 198$	78 * 3.6 3 **

TABLE II
THICKNESS AND THERMAL CONDUCTIVITY [10] OF
THE MATERIALS USED IN SIMULATIONS

Material	Thicknes [µm]	S Thermal Conductivity [W/m-K]
GaN	2	$150 \times [\frac{T}{300}]^{-1.4}$
AuSn/Solder	50	57
CuW	640	$204 - 0.0251 \times T - 0.0000762 \times T^2$
Epoxy	50	2.5
Cu	5000	387

attached to a commercially available CuW microwave lead amplifier package with a 50- μ m-thick AuSn solder layer. The package is mounted on a heat sink (a copper cold plate) using a 50- μ m-thick thermal epoxy layer. The thermal properties of each material and thickness of each layer are listed in Tables I and II.

The thermal behaviors of the system under passive and microchannel liquid cooling were investigated, as discussed in Section III. In the passive cooling case, HEMT devices on Si, SiC, and diamond substrates with a different substrate thickness were analyzed. For microchannel liquid cooling, the microchannels were built into a separate substrate that was attached directly to the backside of the die. The microchannel cooled die was attached to the CuW package by a thin layer (50 μ m) of AuSn solder. Gate-to-gate spacing of 30, 40, and 50 μ m were analyzed in both passive and active microchannel cooling architectures.

III. MODEL DEFINITION

In all the cases, thermal simulations were performed for the entire system, accounting for multiple length scales in one model. The transition layer between GaN and substrate was replaced by a thermal boundary resistance (TBR) in the



Fig. 1. Top view of a 3-D model with 30 identical heat flux areas on top of GaN layer. Dimensions of the heat flux areas are labeled. S_g is gate-to-gate spacing. Yellow lines: heat flux area under each gate electrode.



surface of the Cu plate, adiabatic condition at other surfaces. Fig. 2. Side view of a 3-D model for microchannel cooling with microchan-

right on a Si or SiC (or diamond) wafer and attached to the Si or SiC (or diamond) substrate. A constant temperature of 27 °C is applied to the bottom of the Cu plate. Heat flux is applied on top of GaN layer, as shown in Fig. 1. Direction of fluid flow aligns with the width (y-direction in the fingers).

thermal model. The Joule heating in each channel was approximated by a surface heat flux on top of the GaN layer with an area of $150-\mu m$ wide by $0.5-\mu m$ long, as shown in Fig. 1.

A. Passive Cooling

A 3-D model was created for the passive cooling case. Depictions of the system modeled are shown in Figs. 1 and 2. In the case of passive cooling, microchannels are not present under the substrate. All surfaces, except the heat flux regions and bottom surface of the copper plate were set as adiabatic. The bottom surface of the copper plate was set to a constant temperature of 27 °C, which represents the center of the cold plate where the fluid is flowing. Due to the symmetric nature of the problem, only a quarter of the system was simulated. In this case, the effect of the substrate thickness on the peak temperature was investigated. The optimum thickness for each substrate material was found as a function of gate-to-gate spacings of 30, 40, and 50 μ m. The optimal thickness was then used in microchannel liquid cooling in this paper.



Fig. 3. Isometric views of linear fin and pin fin microchannel coolers. (a) Linear fin microchannel. (b) Pin fin microchannel.

B. Active Cooling Using Integrated Microchannels

The microchannel liquid cooling model is shown in Fig. 2. Thermal-fluid simulations for the whole system were performed using ANSYS Fluent software. Due to the symmetric nature of the problem, only half of the system was modeled. Both GaN-on-Si and GaN-on-SiC with integrated microchannel coolers were analyzed with two different microchannel geometries (linear fin and pin fin). GaN-on-diamond was analyzed with pin fin microchannels only. For both configurations, the following assumptions were made. Water was used as the heat transfer fluid with temperature-independent properties except viscosity. The validation of this assumption was discussed in [14] and [15]. The fluid flow remained in laminar regime with an inlet temperature of 27 °C and remained single phase. A maximum pressure drop of 200 kPa was used as a pressure drop limit. The maximum power density was found by limiting the junction temperature to 200 °C. All surfaces except the heat flux areas, fluid-solid interface, and the bottom surface of the copper plate, were set as adiabatic boundary conditions. As with the passive cooling case, a constant temperature of 27 °C was applied to the bottom surface of the copper plate.

The first microchannel cooler considered contained a linear channel arrangement, as shown in Fig. 3(a). Practical dimensions for the cooler were taken from previous studies [16], where Si microchannels were successfully fabricated and used in experiments. The Si microchannels attached to the backside of the substrate had a height Hc of 250 μ m and width W_c of 35 μ m. The wall thickness W_t was 25 μ m. There were 32 channels in total. The high aspect ratio of the SiC etching used here has been studied and shown to be feasible [17].

As an alternative to the linear microchannel array, a pin fin microchannel cooler was investigated, as shown in Fig. 3(b). Pin fin microchannels can increase the level of mixing in the fluid flow and thereby exhibit a higher convective heat transfer coefficient [18]–[21]. In this paper, staggered pin fins with different diameters, D, longitudinal spacing, S_L , and transverse spacing, S_T , were studied. Identical to the linear microchannel, the height of the pin fins were also 250 μ m.

IV. RESULTS AND DISCUSSION

A. Passive Cooling Results

First, the minimum substrate thickness needed to minimize the thermal resistance was determined for each material and gate-to-gate spacing for the AlGaN/GaN HEMTs. An analytical approach for the thermal resistance of passively cooled



Fig. 4. Effect of SiC substrate thickness on maximum temperature for different gate-to-gate spacings with a power density of 4.1 W/mm in passive cooling.



Fig. 5. Effect of SiC substrate thickness on maximum temperature for different gate-to-gate spacings with a power density of 4.1 W/mm in passive cooling.

GaN HEMTs with a backside constant temperature was given in [22], including Si and SiC substrates. An additional study in [23] investigated the impact of substrate thickness on the thermal resistance of AlGaN/GaN HEMTs that were backside mounted to either Cu or CuMo heat sinks. From [22] and [23], it was shown that the thermal resistance of a packaged AlGaN/GaN HEMT has a complex relationship to substrate thickness, gate length, gate width, and boundary conditions on the backside of the substrate. The results for our structure are shown in Figs. 4 and 5. For both the SiC and Si substrates, a reduction in the gate-to-gate spacing resulted in a higher maximum temperature for a fixed substrate thickness and linear power density as seen in [22]. For GaN-on-SiC, the minimum substrate thickness that resulted in the minimum device temperature increased from 200 to 275 μ m for a decreasing gate-to-gate spacing of 50 to 30 μ m, which follows the trend in [22]. GaN-on-Si has somewhat of a different trend as shown in Fig. 5. The minimum substrate thickness for

Si was observed to increase from 25 to 75 μ m with increasing gate-to-gate spacing from 30 to 50 μ m. The thicknesses for Si are much smaller than those for SiC. This is due to the fact that the Si has much lower thermal conductivity than SiC. While increasing the substrate thickness helps to decrease the spreading resistance in both SiC and Si substrates, the 1-D thermal resistance increases more rapidly in the Si than the SiC substrate. Therefore, the tradeoff in thickness for Si is much smaller than for the SiC substrate.

Based on the results shown in Figs. 4 and 5, a 200- μ mthick SiC substrate and 75- μ m-thick Si substrate were used as a baseline passively cooled case for all gate-to-gate spacings. The results in Figs. 4 and 5 show that the junction temperature does not vary greatly with thickness near the minimum point, thus a single value can be used without much penalty for each substrate material. It should be noted that these values may not be the minimum values for the active cooling case. In [23], it was clearly shown that if the thermal conductivity of the layers underneath the die are large, then die thinning can be used to reduce thermal resistance. However, if the conductivity is small, then die thinning may result in an increase in thermal resistance due to the lack of heat spreading. Thus, while we have fixed the substrate thickness to be the same in both the passive and active cooling cases, additional work may be necessary to truly minimize the thermal resistance under the active cooling case. However, this will rely on the flow rate, which changes the convective heat transfer coefficient and thus, becomes a complex problem that cannot be optimized for all flow conditions.

B. Microchannel Cooling

With a linear microchannel array, the power density increases nonlinearly as the volumetric flow rate increases for both GaN-on-SiC and GaN-on-Si, as shown in Fig. 6. At low flow rates (<50 ml/min), the power density is very sensitive to flow rate, but as flow rate increases the slope decreases. When the flow rate is low, the hydrodynamic entry length is short, and fluid flow becomes fully developed inside the microchannel. It was found that at a flow rate of \sim 70 ml/min, the entry length reaches 1000 μ m, which is the length of the linear microchannel. Therefore, fully developed flow occurs inside the microchannel when the flow rate is <70 ml/min. In the fully developed region, the local Nusselt number becomes constant and thus the heat transfer coefficient becomes constant. At this point, increasing the flow rate will increase the entry length and decrease the fully developed region inside the microchannel. This explains the high sensitivity of power density to flow rate at low flow rates. When further increasing the velocity, the bulk fluid temperature rise decreases but at a decreasing rate. So, the junction temperature becomes less sensitive to the velocity. The Reynolds number was between 30.55 and 733.2 for linear microchannels and between 162.6 and 514.1 for pin fin microchannels. Therefore, the laminar flow model was valid for all simulations.

The power densities for GaN-on-SiC and GaN-on-Si with pin fin microchannels are shown in Fig. 7. All pin fin geometries are listed in Table III. Under the same pressure drop



Fig. 6. Power density versus volumetric flow rate for linear fin microchannels. The power density is the maximum power density in the device to have a junction temperature no > 200 °C.



Fig. 7. Comparison of power density between different microchannel designs under the 200 °C maximum temperature and 200-kPa pressure drop conditions. *LC* is linear channel. PF is pin fin channel. $50-\mu m$ gate-to-gate spacing for all cases.

of 200 kPa and maximum junction temperature of 200 °C, pin fin 5 with a diameter of 50 μ m, longitudinal spacing of 50 μ m, and transverse spacing of 75 μ m has the highest power densities—4.48 and 6.8 W/mm for GaN-on-Si and GaN-on-SiC, respectively. These power densities translate to 10.08 and 15.3 W/mm² on average. Although the performance of linear microchannels *LC* is close to the pin fin microchannel in terms of power density, the volumetric flow rate for the pin fin microchannels was only a quarter of that for the linear microchannels, resulting in a 75% reduction in pumping power while using pin fins.

TABLE III Pin Fin Diameters and Spacings for Pin Fin Microchannel S_L Represents Longitudinal Spacing and S_T Represents Transverse Spacing

Symbol	Diameter [µm]	$S_L[\mu m]$	S_{T} [µm]	
PF1	50	100	100	
PF2	50	75	100	
PF3	50	50	100	
PF4	60	60	90	
PF5	50	50	75	
PF6	40	40	60	



Fig. 8. Comparison of power density between passive cooling and active cooling with pin fin microchannel (PF5 geometry). All cases are under the 200 °C maximum temperature condition. Cases with microchannel cooling have 200-kPa pressure drop and 50- μ m gate-to-gate spacing for all cases. dia200 μ m is 200- μ m diamond substrate.

Fig. 8 shows a comparison of the maximum power density that can be dissipated by the active and passive cooling approaches with different substrate materials. GaN-on-diamond with an embedded diamond microchannel for liquid cooling was also investigated for comparison, which represents the best that single-phase liquid cooling can provide. The data show that the active microchannel cooling in Si substrates is nearly the same as passive cooling in SiC substrates in terms of power density. However, embedding microchannels in SiC substrates has a great impact, dramatically outperforming 200- μ m-thick passively cooled diamond substrates.

V. CONCLUSION

The use of active cooling through the incorporation of embedded microchannels in AlGaN/GaN HEMTs is an alternative to using passive cooling methods involving high thermal conductivity substrates. It was found that the use of pin fin microchannel geometries provides additional benefits over that seen for linear microchannels, namely a reduction in the required pumping power for a similar maximum power density. While microchannels in SiC substrates show benefits when comparing devices to diamond substrates, the reliability of such microchannel pumped systems will need to be proven. Thus, passive cooling methods may still be preferred in some cases where reliability is paramount. The biggest benefit seen through this paper is the use of embedded channels in SiC. In comparing embedded channels in SiC and Si, devices on SiC can handle power densities that are 50% larger. Additional benefits may be seen if the substrate thickness is optimized for the targeted flowrate expected to be used in the device. Thus, single-phase liquid cooling embedded in these devices is attractive since it improves the power handling capabilities while leveraging the larger industrial base that has been developed in growing reliable AlGaN/GaN HEMTs on SiC substrates.

As the proposed microchannel cooling system has shown improvements in transistor-level power density, it has potential to improve the power density at the system level as well. However, several system level considerations which may impact the size of the system containing a microchannel pump and heat exchanger must be considered when implementing a microchannel cooling system versus passive technologies. In addition, improvements of TBR between GaN and high thermal conductivity substrates such as diamond [24] are expected to bring significant reduction in overall thermal resistance in passively cooled systems. This may also be important in any microchannel cooled systems where TBR is also high due to the nucleation of the GaN layer during epitaxial growth. The cost of implementing a micro-pump system, the required pumping power, the reliability of the pump, and so on are crucial parameters, which should be also estimated and compared with the cost of high thermal conductivity substrates.

REFERENCES

- J. P. Calame, R. E. Myers, F. N. Wood, and S. C. Binari, "Simulations of direct-die-attached microchannel coolers for the thermal management of GaN-on-SiC microwave amplifiers," *IEEE Trans. Compon. Packag. Technol.*, vol. 28, no. 4, pp. 797–809, Dec. 2005.
- [2] M. Garven and J. P. Calame, "Simulation and optimization of gate temperatures in GaN-on-SiC monolithic microwave integrated circuits," *IEEE Trans. Compon. Packag.*, vol. 32, no. 1, pp. 63–72, Mar. 2009.
- [3] J. Cho et al., "Thermal characterization of GaN-on-diamond substrates for HEMT applications," in *Proc. 13th IEEE Intersoc. Conf. Thermal Thermomech. Phenomena Electron. Syst. (ITHERM)*, May/Jun. 2012, pp. 435–439.
- [4] J. P. Calame, R. E. Myers, S. C. Binari, F. N. Wood, and M. Garven, "Experimental investigation of microchannel coolers for the high heat flux thermal management of GaN-on-SiC semiconductor devices," in *Proc. Int. J. Heat Mass Transf.*, vol. 50, nos. 23–24, pp. 4767–4779, Nov. 2007.
- [5] G. H. Jessen et al., "AlGaN/GaN HEMT on diamond technology demonstration," in Proc. IEEE Compound Semicond. Integr. Circuit Symp., Nov. 2006, pp. 271–274.
- [6] D. Francis, F. Faili, D. Babić, F. Ejeckam, A. Nurmikko, and H. Maris, "Formation and characterization of 4-inch GaN-on-diamond substrates," *Diamond Rel. Mater.*, vol. 19, nos. 2–3, pp. 229–233, Feb./Mar. 2010.
- [7] A. G. Fedorov and R. Viskanta, "Three-dimensional conjugate heat transfer in the microchannel heat sink for electronic packaging," *Int. J. Heat Mass Transf.*, vol. 43, no. 3, pp. 399–415, Feb. 2000.
- [8] S. G. Kandlikar and W. J. Grande, "Evaluation of single phase flow in microchannels for high heat flux chip cooling-thermohydraulic performance enhancement and fabrication technology," *Heat Transf. Eng.*, vol. 25, no. 8, pp. 5–16, 2004.

- [9] Y. Won, J. Cho, D. Agonafer, M. Asheghi, and K. E. Goodson, "Cooling limits for GaN HEMT technology," in *Proc. IEEE Compound Semicond. Integr. Circuits Symp. (CSICS)*, Oct. 2013, pp. 1–5.
- [10] S. Choi, E. R. Heller, D. Dorsey, R. Vetury, and S. Graham, "Thermometry of AlGaN/GaN HEMTs using multispectral Raman features," *IEEE Trans. Electron Devices*, vol. 60, no. 6, pp. 1898–1904, Jun. 2013.
- [11] F. Bertoluzza, N. Delmonte, and R. Menozzi, "Three-dimensional finiteelement thermal simulation of GaN-based HEMTs," *Microelectron. Rel.*, vol. 49, no. 5, pp. 468–473, May 2009.
- [12] Personal Communication From Raytheon Integrated Defense Systems, Georgia Inst. Technol., Atlanta, Georgia, 2013.
- [13] A. Sarua *et al.*, "Thermal boundary resistance between GaN and substrate in AlGaN/GaN electronic devices," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3152–3158, Dec. 2007.
- [14] K. C. Toh, X. Y. Chen, and J. C. Chai, "Numerical computation of fluid flow and heat transfer in microchannels," *Int. J. Heat Mass Transf.*, vol. 45, no. 6, pp. 5133–5141, Dec. 2002.
- [15] Z. Li, X. Huai, Y. Tao, and H. Chen, "Effects of thermal property variations on the liquid flow and heat transfer in microchannel heat sinks," *Appl. Thermal Eng.*, vol. 27, nos. 17–18, pp. 2803–2814, Dec. 2007.
- [16] E. G. Colgan *et al.*, "A practical implementation of silicon microchannel coolers for high power chips," *IEEE Trans. Compon. Packag. Technol.*, vol. 30, no. 2, pp. 218–225, Jun. 2007.
- [17] L. J. Evans and G. M. Beheim, "Deep reactive ion etching (DRIE) of high aspect ratio SiC microstructures using a time-multiplexed etchpassivate process," *Mater. Sci. Forum*, vols. 527–529, pp. 1115–1118, Oct. 2006.
- [18] Y. Peles, A. Koşar, C. Mishra, C.-J. Kuo, and B. Schneider, "Forced convective heat transfer across a pin fin micro heat sink," *Int. J. Heat Mass Transf.*, vol. 48, no. 17, pp. 3615–3627, 2005.
- [19] S. A. Lawson, A. A. Thrift, K. A. Thole, and A. Kohli, "Heat transfer from multiple row arrays of low aspect ratio pin fins," *Int. J. Heat Mass Transf.*, vol. 54, nos. 17–18, pp. 4099–4109, 2011.
- [20] C. A. Rubio-Jimenez, S. G. Kandlikar, and A. Hernandez-Guerrero, "Performance of online and offset micro pin-fin heat sinks with variable fin density," *IEEE Trans. Compon. Packag. Technol.*, vol. 3, no. 1, pp. 86–93, Jan. 2013.
- [21] W. A. Khan, J. R. Culham, and M. M. Yovanovich, "The role of fin geometry in heat sink performance," *J. Electron. Packag.*, vol. 128, no. 4, pp. 324–330, Dec. 2006.
- [22] A. M. Darwish, A. J. Bayba, and H. A. Hung, "Thermal resistance calculation of AlGaN-GaN devices," *IEEE Trans. Microw. Theory Techn.*, vol. 52, no. 11, pp. 2611–2620, Nov. 2004.
- [23] F. Cappelluti, M. Furno, A. Angelini, F. Bonani, M. Pirola, and G. Ghione, "On the substrate thermal optimization in SiC-based backside-mounted high-power GaN FETs," *IEEE Trans. Electron Devices*, vol. 54, no. 7, pp. 1744–1752, Jul. 2007.
- [24] A. Manoi, J. W. Pomeroy, N. Killat, and M. Kuball, "Benchmarking of thermal boundary resistance in AlGaN/GaN HEMTs on SiC substrates: Implications of the nucleation layer microstructure," *IEEE Electron Device Letters*, vol. 31, no. 11, pp. 1395–1397, Dec. 2010.



Xiuping Chen received the B.S. degree in mechanical engineering from the Worcester Polytechnic Institute, Worcester, MA, USA, in 2012. She is currently pursuing the M.S. degree in mechanical engineering with the Georgia Institute of Technology, Atlanta, GA, USA.



Fatma Nazli Donmezer received the Ph.D. degree in mechanical engineering from the Georgia Institute of Technology, Atlanta, GA, USA, in 2013.

She is currently a Lecturer with the George W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology.



Satish Kumar received the Ph.D. degree in mechanical engineering from Purdue University, West Lafayette, IN, USA, in 2007.

He is currently an Assistant Professor with the George W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology, Atlanta, GA, USA.



Samuel Graham received the Ph.D. degree in mechanical engineering from the Georgia Institute of Technology, Atlanta, GA, USA, in 1999.

He is currently a Professor with the George W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology.